Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Array Labs Inc.

    Sr/Staff FPGA Design Engineer

    Palo Alto, CA, United States

    • Ending Soon

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogeneous mix of various subsystems like comput

    Job Source: Array Labs Inc.
  • Tarana Wireless

    FPGA Design Engineer

    Milpitas, CA, United States

    • Ending Soon

    Job Description Job Description Tarana is a fast revenue growth company built by outstanding talented people and with innovative technology. Our FPGA design team is looking for a smart, experienced, and hardworking member to participate in the development and test of FPGAs for Tarana's next generation Fixed Broadband Wireless Access Basestation a

    Job Source: Tarana Wireless
  • Tarana Wireless

    FPGA Design Engineer

    Milpitas

    Job Description Job Description Tarana is a fast revenue growth company built by outstanding talented people and with innovative technology.  Our FPGA design team is looking for a smart, experienced, and hardworking member to participate in the development and test of FPGAs for Tarana's next generation Fixed Broadband Wireless Access Basestation a

    Job Source: Tarana Wireless
  • Intel

    FPGA Design Engineer

    San Jose, CA, United States

    Job Details: Job Description: In Q4 2023, Intel announced Altera will be reported as a separate business unit beginning on January 1, 2024, with ongoing support from Intel. This position is associated to that standalone business strategy and is expected to fully transition to a standalone company at some time in the future. Altera has been d

    Job Source: Intel
  • Tarana Wireless Inc

    FPGA Design Engineer

    Milpitas, CA, United States

    Tarana is a fast revenue growth company built by outstanding talented people and with innovative technology. Our FPGA design team is looking for a smart, experienced, and hardworking member to participate in logic design, simulation, debugging, integration, and test of FPGAs for Tarana's next generation Fixed Broadband Wireless Access Basestation.

    Job Source: Tarana Wireless Inc
  • Intel GmbH

    FPGA Design Engineer

    San Jose, CA, United States

    Job Description In Q4 2023, Intel announced Altera will be reported as a separate business unit beginning on January 1, 2024, with ongoing support from Intel. This position is associated to that standalone business strategy and is expected to fully transition to a standalone company at some time in the future. Altera has been delivering indust

    Job Source: Intel GmbH
  • Teradyne

    FPGA Design Engineer

    San Jose, CA, United States

    Press Tab to Move to Skip to Content Link Select how often (in days) to receive an alert: Date: May 4, 2024 Location: Tualatin, OR, US San Jose, CA, US We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensure

    Job Source: Teradyne
  • Array Labs Inc.

    Sr Staff/Principal FPGA Design Engineer

    Palo Alto, CA, United States

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogeneous mix of various subsystems like comput

    Job Source: Array Labs Inc.

Sr. FPGA Design Engineer

Menlo Park, CA, United States

Sr. FPGA Design Engineer

Job Locations

US-CO-Boulder | US-NJ-Princeton | US-MI-Ann Arbor | US-CA-Menlo Park

ID

2024-5834

Category

Engineering

Position Type

Full-Time

Worker Type

Hybrid

Overview

SRI International's Advanced Technology & Systems Division has an immediate opportunity for a Sr. FPGA Design Engineer in our Applied Physics Laboratory. You will have the ability to work a hybrid work schedule (some days in the office, some days from home office), with flexible hours. Work Locations are the following: Boulder, CO, Princeton, NJ, Ann Arbor, MI or Menlo Park, CA.

The Lab conducts R&D in radar, communications, electronic warfare, Positioning, Navigation, and Timing (PNT), Intelligence, Surveillance and Reconnaissance (ISR), quantum sensing, and machine learning. We have a commitment to the deeply intellectual work required for our applied research and creative solutions. We foster a commitment to quality that our small, nimble teams execute. Smaller teams mean more responsibility and close-knit relationships. We value collaboration where solving hard problems is part of the fun.

ATSD is known for work in intelligence, surveillance, and reconnaissance. We're at the leading edge of human-machine interaction, sensing, and other applied technologies that are turning data into usable knowledge.

Responsibilities

With experience in Field Programmable Gate Array (FPGA) design as it relates to digital signal processing (DSP), radar, communications and EW systems, you will be expected to contribute on current programs and quickly grow into a task leader.

Have success taking a project/program from white board to detail during intake meeting Take ideas from the initial meeting and modify based on inputs

Leave initial meeting with an architecture plan

Mentor junior staff into independent roles

Write and implement Verilog code with extremely low latency

Exercise judgement in selecting methods, techniques and evaluation for solutions

Resolve complex issues in creative and effective ways

Qualifications

BS with 8+ years; or MS with at least 6 years'; or PhD with at least 3 years' related experience

U.S. Citizenship is required, with an active Secret clearance

Applied FPGA design engineering Relevant applications include real-time radar or communication systems, or similar applications with strict latency requirements

FPGA design experience including concept development, code development, simulation, and verification on hardware

Digital and embedded system architecture design, including high-level and detailed low-level design

DSP understanding and application Experience or familiarity of the following techniques: matched filtering, range-Doppler, SAR, monopulse, and backprojection imaging techniques

Familiarity with Software Defined Radios (SDRs) and Graphic Processing Units (GPUs) for the purpose of managing and processing radar data

Radar and communication system design and development

System engineering including integration, testing and evaluation of prototype systems

Verilog, SystemVerilog, VHDL, or other suitable hardware description languages

Willingness to contribute to white papers and technical proposals and ability to brief US government customers

Capable of working in a team environment and managing multiple priorities

Desired Qualifications and Skills:

An active TS clearance, ideally related to past experience with classified RF work Active SCI, and recent SAP experience

Advanced radar and RF communication waveform design and usage

Microprocessor embedded software development

C/C++, Python, Matlab coding expertise

Exceptional communication and presentation skills, especially when communicating complex ideas to a diverse audience

The salary range is: $108,648-$179,565. Salary ranges will vary and are based on several factors, including geographic location, market competitiveness and equity amongst internal employees in similar roles. Positions may also qualify for SRI's Pay for Outstanding Performance program or the annual Performance Based Compensation program. SRI also has a competitive benefits package, to view details please go to https://www.sri.com/resources/benefits/.

SRI International is an independent nonprofit research and development institute supporting government and industry. For almost 80 years, we have collaborated across technical and scientific disciplines to discover and develop groundbreaking products and technologies and bring innovations and ideas to the marketplace. Our technologies help safeguard national security and protect cyber-systems. We deliver hardware, systems and software that people can rely on under the most challenging conditions. We offer a full range of support from R&D and lab demos through prototypes, early manufacturing, and sustained systems. Backed by our rigorous systems-engineering approach, we can develop field-ready products in months rather than years. We enhance government force protection with services including engineering and field support. We enhance situational awareness in any domain with advanced signal processing and systems that enable unique observation methods.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Email Alert for Sr. FPGA Design Engineer jobs in Menlo Park, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.