ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.
MIPS Technologies
Austin, TX, United States
We are seeking an experienced Senior Verification Engineer. This position involves hands-on experience with CPU verification using industry-standard functional verification methodologies, constrained random generators, and reference model-based checkers. The candidate must be able to completely own verification closure for a block or feature. This
Job Source: MIPS TechnologiesSambaNova Systems
Austin, TX, United States
The third era of AI has arrived, powered by Generative AI. Generative AI is achieving step-function increases in scale, versatility, and accuracy compared to legacy AI technologies, presenting an opportunity for organizations to fundamentally transform their business and operations. SambaNova Suite is enabling organizations and enterprises to achie
Job Source: SambaNova SystemsIntel Corporation
Austin, TX, United States
Design Verification Engineer page is loaded Design Verification Engineer Apply locations US, Texas, Austin time type Full time posted on Posted 2 Days Ago job requisition id JR0257198 Job Details: Job Description: Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else
Job Source: Intel CorporationApple, Inc.
Austin, TX, United States
Summary Posted: Mar 4, 2024 Role Number: 200455268 Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to our job and when you are a part of that team there's no tel
Job Source: Apple, Inc.Mastech Digital
Austin, TX, United States
Job Title : Design Verification Engineer Location: Austin, TX Requirements • 5-15 year’s industry experience in a design verification role. • Proficient in System Verilog/UVM/OVM, OOP/C++ • Knowledge of GPU, experience with Shader, Texture, or Memory System a plus • Experience with code coverage and functional coverage driven verification method
Job Source: Mastech DigitalUrsus Inc
Austin, TX, United States
JOB TITLE: Design Verification Engineer LOCATION: Austin, TX DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification role. COMPANY: Our client, a
Job Source: Ursus IncApple Inc.
Austin, TX, United States
At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for an unusually hardworking design verification engineer. As a member of our multifaceted group, you will have the rare and great opportunity to craft u
Job Source: Apple Inc.Platform Recruitment
Austin, TX, United States
Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat! What you'll do: W
Job Source: Platform RecruitmentAustin, TX, United States
Job Title: Senior Design Verification Engineer
Location: Austin, Texas
About Company : Tessolve Semiconductor is a leading provider of semiconductor engineering solutions, offering a comprehensive suite of services to semiconductor companies worldwide. Our mission is to deliver innovative solutions that enable our clients to bring their products to market faster and more efficiently.
Position Overview
We are seeking a highly skilled Senior Design Verification Engineer with a minimum of 6 years of experience to join our dynamic team in Austin, Texas. The ideal candidate will have a strong background in SOC level design verification, proficient in System Verilog and UVM methodologies, and possess a deep understanding of the full verification flow including coverage closure. Additionally, expertise in low-level programming languages such as C and Assembler, along with experience in system verification using C, are highly desirable. Knowledge of AMBA protocols (AXI, AHB, APB) and CHI protocol is a definite plus.
Key Responsibilities:
- Develop and execute test plans for SOC level verification, ensuring comprehensive coverage of all functional requirements.
- Collaborate with cross-functional teams to define verification strategies and methodologies.
- Implement verification environments using System Verilog and UVM.
- Perform low-level programming tasks in C and Assembler for hardware/software co-verification.
- Conduct system-level verification using C-based methodologies.
- Analyze and debug failures, and work closely with design teams to resolve issues.
- Drive coverage closure and verification sign-off.
Qualifications:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
- 6+ years of experience in Design Verification, with a focus on SOC level verification.
- Proficiency in System Verilog and UVM methodologies.
- Strong knowledge of test plan creation and tracking.
- Experience with full verification flow including coverage closure.
- Proficient in low-level programming languages such as C and Assembler.
- Experience in system verification using C.
- Familiarity with AMBA protocols (AXI, AHB, APB) and CHI protocol is advantageous.
- Excellent problem-solving skills and attention to detail.
- Strong communication and collaboration skills.
Disclaimer : At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We believe that diverse teams drive innovation, creativity, and success. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth.
#J-18808-Ljbffr
Senior Design Verification Engineer jobs in Austin, TX, United States
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.