ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.
OMNIVISION
Santa Clara, CA, United States
Description Be responsible for digital design of image sensor, SoC integration and IP design, analysis, integration, and validation. Work closely with back-end team in floor-planning, timing closure and DFT. Conduct image sensor array/analog related timing control design and STA. Perform chip bring-up, validation and debugging. Design, integrate a
Job Source: OMNIVISIONL&T Technology Services
Sunnyvale, CA, United States
Location: Austin, TX or Sunnyvale, CA Minimum Qualifications: Experience with current emulation technologies and methods, including simulation acceleration, in-circuit emulation, speed bridges, virtual prototyping, hybrid methods. Understanding of compilation and build flow with experience building images from scratch with necessary design modific
Job Source: L&T Technology ServicesIntel
San Jose, CA, United States
Job Details: Job Description: Intel puts the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a
Job Source: IntelConductor
San Jose, CA, United States
TheAdvanced Controller Development(ACD) is part of Samsung’s Memory Business Unit, the industry's technology and volume leader in DRAM, NAND Flash. ACD’s vision is to solve key problems of Cloud & Data center by developing the new technology for storage (SSD) controller. We are an integral part of Samsung’s strong R&D focus & lab innovation engine
Job Source: ConductorIntel GmbH
Santa Clara, CA, United States
Job Description Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are buil
Job Source: Intel GmbHApple Inc.
Cupertino, CA, United States
Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Multifaceted, inquisitive people and inspiring, innovative technologies are the norm here. The people who wo
Job Source: Apple Inc.Apple Inc.
Sunnyvale, CA, United States
Come join Apple’s growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development. With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integ
Job Source: Apple Inc.Apple
Cupertino, CA, United States
SoC Design and Integration Engineer Cupertino,California,United States Hardware Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Multifaceted, inquisitive
Job Source: AppleSunnyvale, CA, United States
corporate_fare Google place Sunnyvale, CA, USA
Apply
Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience
4 years of experience in logic design, debug, and timing/power closure
Preferred qualifications: Master's in Electrical Engineering, Computer Science, or equivalent degree
8 years of experience in ASIC design
3 years of experience working on PCIe design
Experience interacting with software, system hardware, and other cross-functional teams
Experience defining SoC IP interfaces and methodologies. Experience designing SOC chassis and/or connectivities
Experience developing common library RTL modules. Experience working on PCIe verification and bringup
About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.
As a SoC Design Engineer, you will join a team working on SoC-level RTL design for our data center acclerators. You will design RTL IP with the focus on PCIe subsystem, also participate in developing infrastructure and methodology that form the foundation of our SoCs (i.e., clocking, reset, error handling, debug, chip management and SOC chassis etc.). You will build a global understanding of how our accelerators are built from concept to production. This is a highly cross-functional role that will require you to coordinate and co-design with our software and system hardware counterparts. In this role, you will utilize, a background in RTL design, domain knowledge of PCIe, and the anility to leadi multi-faceted efforts involving many stakeholders.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
The US base salary range for this full-time position is $150,000-$223,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities Contribute to the architecture and microarchitecture of global SoC functionality.
Develop SystemVerilog RTL to implement logic for ASIC/SoC products according to established coding and quality guidelines.
Work closely with software and system hardware teams to co-design solutions.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
#J-18808-Ljbffr
SoC Design Engineer jobs in Sunnyvale, CA, United States
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.